Talk:SSE4
 | This article is ratedC-classon Wikipedia'scontent assessmentscale. It is of interest to the followingWikiProjects: | ||||||||||||||||
| |||||||||||||||||
[Untitled]
editI removed the redirect to the SSSE3 talk page. SSE4 is different from SSSE3.
SSE4 talk at IDF Beijing 2007 revealed everything; I'm filling in the tables nowFivemack15:09, 16 April 2007 (UTC)
I don't think it's strictly true that POPCNT shares the opcode for the x86-on-ia64 JMPE. It depends on how you define "opcode" I guess. POPCNT has a mandatory F3 prefix, which differentiates it from JMPE.
POPCNT has it's own primay opcode, those two instructions simply share the same mandatory prefix. I'm studying this vigorously, so I had to say something.ChazZeromus(talk)16:36, 6 September 2009 (UTC)
HD Boost SSSE4
edit> Intel is using the marketing term HD Boost to refer to SSE4.
link is dead/redirects to home page. google shows no reference. Seems this statement is invalid now. guessing intel changed everything wrt it.— Precedingunsignedcomment added by74.84.235.22(talk)21:25, 5 June 2014 (UTC)
register length in bits
editThis article does not says how long are the registers. Probably 128 bits.181.118.72.35(talk)17:56, 31 December 2023 (UTC)
About Windows 11 24H2
editThe article says that Windows 11 24H2 requires the CPU to support POPCNT and LZCNT, but I couldn't find any mention of LZCNT in the sources mentioned. I think it might be a factual error.2A02:2F0E:A14:B900:C88A:D5DC:B2EC:9722(talk)23:33, 19 March 2024 (UTC)