Thiscircuitimage could be re-createdusingvector graphicsas anSVGfile.This has several advantages; seeCommons:Media for cleanupfor more information. If an SVG form of this image is available, please upload it and afterwards replace this template with{{vector version available|new image name}}.
It is recommended to name the SVG file “LogicGates.svg” —then the templateVector version available(orVva) does not need thenew image nameparameter.
Licensing
I, the copyright holder of this work, hereby publish it under the following licenses:
Permission is granted to copy, distribute and/or modify this document under the terms of theGNU Free Documentation License,Version 1.2 or any later version published by theFree Software Foundation;with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitledGNU Free Documentation License.http:// gnu.org/copyleft/fdl.htmlGFDLGNU Free Documentation Licensetruetrue
to share– to copy, distribute and transmit the work
to remix– to adapt the work
Under the following conditions:
attribution– You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
https://creativecommons.org/licenses/by/3.0CC BY 3.0Creative Commons Attribution 3.0truetrue
You may select the license of your choice.
Captions
Add a one-line explanation of what this file represents
{{Information |Description=Schematic symbols for AND gates, OR gates, and inverters |Source=self-made |Date=January 27, 2008 |Author=Vaughan Pratt|Permission=self |other_versions=none }}