Skip to content
View stnolting's full-sized avatar
🦸‍♂️
just your average ordinary everyday superhero
🦸‍♂️
just your average ordinary everyday superhero

Block or report stnolting

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more aboutblocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more aboutreporting abuse.

Report abuse

Pinned Loading

  1. neorv32 neorv32Public

    🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

    VHDL 1.6k 223

  2. neoTRNG neoTRNGPublic

    🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).

    VHDL 170 19

  3. neorv32-verilog neorv32-verilogPublic template

    ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.

    Verilog 60 13

  4. neorv32-setups neorv32-setupsPublic

    📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.

    VHDL 62 17